



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : H01L 21/60, 23/485	A1	(11) International Publication Number: WO 91/09419 (43) International Publication Date: 27 June 1991 (27.06.91)
(21) International Application Number: PCT/US90/07524 (22) International Filing Date: 18 December 1990 (18.12.90) (30) Priority data: 452,191 18 December 1989 (18.12.89) US (71) Applicant: EPOXY TECHNOLOGY, INC. [US/US]; 14 Fortune Drive, Billerica, MA 01821 (US). (72) Inventors: ESTES, Richard, H. ; 15 Blackstone Circle, Pelham, NH 03076 (US). KULESZA, Frank, W. ; 3 Grant Road, Winchester, MA 01890 (US). (74) Agents: REYNOLDS, Leo, R. et al.; Hamilton, Brook, Smith & Reynolds, Two Militia Drive, Lexington, MA 02173 (US).		(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB (European patent), GR (European patent), IT (European patent), JP, KR, LU (European patent), NL (European patent), SE (European patent). Published <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>
(54) Title: FLIP CHIP TECHNOLOGY USING ELECTRICALLY CONDUCTIVE POLYMERS AND DIELECTRICS		
(57) Abstract <p>A method is presented for interconnecting bond pads of a flip chip with bond pads of a substrate by an electrically conductive polymer. An organic protective layer is selectively formed over a surface of a flip chip to thereby leave exposed bond pads on the flip chip. An electrically conductive polymerizable precursor is disposed on the bond pads extending to a level beyond the organic protective layer to thereby form bumps. The bumps are aligned with bond pads of a substrate and then contacted to those bond pads. The bumps can be polymerized either before or after contacting the bumps to the bond pads of the substrate to form electrically conductive interconnections between the bond pads of the flip chip and the bond pads of the substrate.</p>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FI	Finland	ML	Mali
AU	Australia	FR	France	MN	Mongolia
BB	Barbados	GA	Gabon	MR	Mauritania
BE	Belgium	GB	United Kingdom	MW	Malawi
BF	Burkina Faso	GN	Guinea	NL	Netherlands
BG	Bulgaria	GR	Greece	NO	Norway
BJ	Benin	HU	Hungary	PL	Poland
BR	Brazil	IT	Italy	RO	Romania
CA	Canada	JP	Japan	SD	Sudan
CF	Central African Republic	KP	Democratic People's Republic of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SN	Senegal
CH	Switzerland	LI	Liechtenstein	SU	Soviet Union
CI	Côte d'Ivoire	LK	Sri Lanka	TD	Chad
CM	Cameroon	LU	Luxembourg	TC	Togo
DE	Germany	MC	Monaco	US	United States of America
DK	Denmark	MG	Madagascar		
ES	Spain				

-1-

FLIP CHIP TECHNOLOGY USING ELECTRICALLY
CONDUCTIVE POLYMERS AND DIELECTRICS

Background of the Invention

Integrated circuits have had almost universal
5 application to communication and military technologies
for several years. Of increasing importance has been
development of microcircuit wafers and methods for
interconnection of the circuits by automated equip-
ment. A primary limitation to application of micro-
10 circuit technology has been cost efficiency and
reliability of interconnection of integrated circuits
on chips because of the small size of the chips, which
often require hundreds of connections to be made
within each circuit.

15 One method of circuit interconnection is called
flip chip bonding. Flip chip bonding can offer a
shorter signal path and, therefore, more rapid
communication between circuits than can other methods,
such as tape automated bonding (TAB) or conventional
20 wire bonding, because bond pads on flip chips are not
restricted to the periphery of the chip, but rather
are usually located at one face of the chip opposite a
substrate. In one method of flip chip bonding, a chip
or die is formed with the requisite integrated circuit
25 and interconnect wiring required for interconnecting
the circuit with other chip circuits on a circuit
board, such as a separate printed circuit board or
substrate. Bond pads are located at points of inter-
connection. Bumps are formed by plating of several
30 layers of metals on the bond pads of the flip chip.
Following deposition, the chip is heated to reflow the
metals, thus causing surface tension of the deposit to

-2-

form hemispherical solder "bumps." The flip chip is subsequently severed from the wafer of which it was a part and "flipped" for alignment with the bond pads of a substrate. These bumps are then contacted with the
5 bond pads of the substrate and uniformly heated to simultaneously form interconnects between aligned bond pads of the flip chip and the substrate.

Use of metals to interconnect bond pads of flip chips and substrates has required, however, that
10 passivation of the flip chip be accomplished by use of a metal barrier such as titanium (Ti), tungsten (W) or silicon nitride (Si_3N_4). Both the metal, as a passivation (or barrier) material, and ceramic, as a substrate material, are generally necessitated to
15 allow sufficient heating to enable reflow of the solder bumps for interconnection between the flip chip and the substrate without consequential damage to either.

Fabrication of circuits using bumped flip chips
20 have also been limited by the inability to visually inspect interconnections between the flip chip and the substrate. Further, the yield of finished mounted circuits can be detrimentally affected by failure of interconnects caused by the difference between the
25 coefficients of thermal expansion of the various materials comprising the flip chip, the passivation layer, the solder bumps and the substrate. Also, melting of the solder bumps creates an electrically conductive flux as an undesirable byproduct which
30 generally must be removed from between the substrate and the flip chip to allow proper operation of the finished circuit.

-3-

Problems of heat stress during fabrication have been addressed by various methods, such as by rapid application of heat to a bumped flip chip and rapid conduction of heat from the solder interconnects in order to minimize damage to flip chips, substrates and interconnections due to internal stresses caused by thermal expansion and contraction. However, this method is very expensive.

Therefore, a need exists for a method of interconnecting flip chips to substrates which is fast, cost-effective and reliable, so that the advantages of flip chips over other types of microcircuit wafers can be exploited more fully. Also, there is a demand for a simplified method of connecting flip chips to substrates which eliminates the need for elaborate plating procedures. Further, a method which enables greater flexibility of passivation and choice of substrate is also desirable. These improvements could promote cost efficiency and broaden the applications for which microcircuits are suitable.

Summary of the Invention

The present invention relates to a bumped flip chip technology and a method for interconnecting the bond pads of a bumped flip chip to the bond pads of a substrate. In accordance with the present invention, an organic protective layer is selectively formed over the surface of a flip chip, leaving the flip chip bond pads exposed. An electrically conductive polymerizable precursor is disposed at the bond pads of the flip chips to form "bumps" which extend beyond the organic protective layer. Alternatively, the electrically conductive polymerizable precursor can be

-4-

formed in two layers at each bond pad, the two layers together forming the bumps. The two layers can be polymerized to form an electrically conductive bump before connecting the bump with bond pads of the substrate. An adhesive is then applied to the substrate bond pads to provide "wet," or electrically conductive, connections between the bumps and substrate which are subsequently polymerized. An electrically conductive polymer is thereby selectively formed between the bond pads of the flip chip and the bond pads of the substrate. Alternatively, the bumps can be polymerized after connecting the bumps of the flip chip to the bond pads of the substrate.

Electrical interconnections between bond pads of flip chips and bond pads of substrates are obtained by formation of a electrically conductive polymerizable precursor at the bond pads of a flip chip. Polymerization of the bumps can be achieved under milder thermal conditions than are required to reflow solder. Thus, reliability problems, caused by rapid heating and by large discrepancies of coefficients of thermal expansion of component materials in the flip chip, passivation layer, bumps and substrates, can be substantially reduced. Further, because the polymerization conditions are less harsh than required for reflow of solder bumps, the need for metal passivation of the flip chip is eliminated and a wider variety of substrate types is enabled. Also, complicated and time-consuming vapor deposition and electroplating techniques for depositing solder bumps are eliminated. In addition, polymer interconnects are fluxless, thus eliminating difficult problems with removal of electrically conductive flux between flip chips and

-5-

substrates. The organic protective layer can also have a low dielectric constant, thereby acting as a passivation layer and enabling close proximity of the flip chip to the substrate and consequent shortened circuit paths in the finished circuit.

The above features and other details of the invention, either as steps of the invention or as combinations of parts of the invention, will now be more particularly described with reference to the accompanying drawings and pointed out in the claims. It will be understood that the particular embodiments of the invention are shown by way of illustration and not as a limitation of the invention. The principle feature of the invention may be employed in various embodiments without departing from the scope of the invention.

Detailed Description of the Drawings

Figure 1 is a plan view of one embodiment of the present invention after selective formation of an organic protective layer over the surface of a flip chip.

Figure 2 is a section view of the embodiment of Figure 1 taken along lines I-I.

Figure 3 is a section view of a flip chip which has been passivated with a silicon nitride or oxide layer, over which layer an organic protective layer has been formed.

Figure 4 is a section view of the embodiment of Figure 1 after formation of the first layer of an electrically conductive polymerizable precursor on the bond pads of the flip chip.

-6-

Figure 5 is a section view of the embodiment of Figure 1 after formation of a second layer of an electrically conductive polymerizable precursor on the first layer to thereby form bumps.

5 Figure 6 is a plan view of a substrate suitable for use with the present invention.

Figure 7 is a section view of the embodiment of Figure 1 and of the substrate taken along lines VI-VI of Figure 6 after aligning the bumps of the flip chip
10 with bond pads of the substrate.

Figure 8 is a section view of the embodiment of Figure 1 after contact of the bumps of the flip chip to the bond pads of the substrate.

Figure 9 is a section view of a third embodiment
15 of the present invention wherein the bumps have been polymerized to form an electrically conductive polymer and wherein an electrically conductive adhesive has been applied to the substrate bond pads prior to contacting the flip chip bumps to the bond pads of the
20 substrate.

Figure 10 is a section view of the embodiment of Figure 9 after contacting the bumps to the bond pads of the substrate and polymerization of the adhesive to form electrical interconnections between the bond pads
25 of the flip chip and the bond pads of the substrate.

Detailed Description of the Invention

In one embodiment of the present invention, shown in Figure 1, a simplified illustrative version of a flip chip 10 is shown. It consists of bond pads 12, 14
30 on upper planar surface 16 of flip chip die 11. Die 11 is formed of silicon, gallium arsenide, germanium or some other conventional semiconductor material. As

-7-

can be seen in Figure 2, an organic protective layer 18 is formed over circuits 15 (connected to the bond pads) and surface 16 of flip chip 10 by screen printing, stenciling, spin-etching or by other methods of monomer or polymer deposition. Alternatively, flip chip 10 also can be passivated with silicon nitride or an oxide layer 19 before formation of organic protective layer 18, as is shown in Figure 3. The organic protective layer is preferably a dielectric polymer. An example of an organic material suitable for application in the present invention is Epo-Tek^R polyimide, manufactured by Epoxy Technology, Inc. Bond pads 12,14 are covered during deposition of organic protective layer 18 and are then left exposed following deposition, as shown in Figure 2. Organic protective layer 18 is preferably polymerized by application of heat or other conventional means prior to formation of layers 20,22 on bond pads 12,14, shown in Figure 4. Organic protective layer 18 passivates and thereby insulates and protects the underlying surface 16 of flip chip 10.

As shown in Figure 4, first layers 20,22 of an electrically conductive polymerizable precursor are selectively formed on bond pads 12,14. Electrically conductive polymerizable precursor, as that term is used herein, can include a thermoset polymer, a B-stage polymer, a thermoplastic polymer, or any monomer or polymer which, upon polymerization or upon further polymerization, is electrically conductive or which can support an electrically conductive material. The electrically conductive polymerizable precursor can be gold-filled, silver-filled, or filled with some other electrically conductive material. The organic

-8-

protective layer 18 acts as a template defining areas for deposition of first layers 20,22 of monomer on flip chip 10. In a preferred embodiment of the present invention, the unpolymerized organic protective layer has a high thixotropy for retaining a pattern on surface 16. The flip chip 10 can thus be manipulated more conveniently during subsequent deposition of electrically conductive polymerizable precursor onto bond pads 12,14. First layers 20,22 are substantially flush with polyimide layer 18. Second layers 24,26 of electrically conductive polymerizable precursor, such as are used to form first layers 20,22, are formed on first layers 20,22, as shown in Figure 5. First layers 20,22 and second layers 24,26 form bumps 28,30 on flip chip 10. As shown in Figure 6, circuit 33 on substrate 36 is connected with bond pads 32,34. As can be seen in Figure 7, bumps 28,30 are located on flip chip 10 in a position which is aligned with the known position of bond pads 32,34 on substrate 36. As shown in Figure 8, bond pads 32,34 are then brought into contact with bumps 28,30. Bumps 28,30 are then polymerized by heating, or by other known methods, to form electrically conductive interconnections between flip chip bond pads 12,14 and substrate bond pads 32,34. Substrates which are suitable for use with the present invention include materials such as ceramic, silicon, porcelain, conventional printed circuit board materials, or other conventional substrates suitable for electrical circuits.

If the electrically conductive polymerizable precursor is a thermoset, the first layers 20,22 can be polymerized before formation of the second layers

-9-

24,26. Second layers 24,26 can be hemispherical in shape before contact is made with substrate bond pads 32, 34. First layers 20,22 and second layers 24,26 form bumps 28,30 which can be contacted to substrate bond pads 32,34 before polymerization. Bumps 28,30 are subsequently polymerized to form electrical interconnections between flip chip bond pads 12,14 and substrate bond pads 32,34. Alternatively, first layers 20,22 can be polymerized before deposition of second layers 24,26.

In another embodiment of the present invention, shown in Figure 9, bumps 28,30 can be formed of electrically conductive polymerizable precursor which is polymerized before contact with substrate bond pads 32,34. As seen in Figure 9, adhesive layers 38,40 are formed on substrate bond pads 32,24 before bumps 28,30 are contacted to substrate bond pads 32,34. Examples of adhesives which can be used include thermosets, thermoplastics and polymer thick film. Adhesive layers 38, 40 are formed on substrate bond pads 32, 34 by screen printing, stenciling, or by some other conventional method. Bumps 28,30 are brought into contact with adhesive layers 38, 40 are shown in Figure 11, and the electrically conductive adhesive is then polymerized by heating or by other conventional means to form electrical interconnections between bond pads 12,14 of flip chip 10 and bond pads 32,34 of substrate 36.

The electrically conductive polymerizable precursor used to form first layers 20,22 and second layers 24,26 of bumps 28,30 can be a B-stage polymer. Examples of suitable B-stage polymers include thermosets and thermoplastics. Solvents within the

-10-

B-stage polymer can be substantially evaporated from the electrically conductive polymerizable precursor comprising bumps 28,30 before bumps 28,30 are contacted to substrate bond pads 32,34. Evaporation of the solvent within the B-stage polymer causes the bumps 28,30 to retain a substantially rigid shape while the flip chip is manipulated for contacting bumps 28,30 to substrate 36. The B-stage polymer can subsequently be polymerized to form electrical interconnections between flip chip bond pads 12,14 and substrate bond pads 32,34.

In a preferred embodiment, flip chip 11 is aligned over substrate 36 by a flip chip aligner bonder, such as model M-8, manufactured by Research Devices, Division of the American Optical Corporation.

Equivalents

Although preferred embodiments have been specifically described and illustrated herein, it will be appreciated that many modifications and variations of the present invention are possible, in light of the above teachings, within the purview of the following claims, without departing from the spirit and scope of the invention. For example, while the discussion is directed to a single flip chip on a substrate which flip chip has only one circuit and two bond pads, it is to be understood that the concept can be readily expanded to include a plurality of chips with a plurality of circuits and bond pads on each.

-11-

CLAIMS

1. A method of forming an electrically conductive interconnection between a bond pad of a flip chip and a bond pad of a substrate, comprising the steps of:
 - a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
 - b) forming an electrically conductive polymerizable precursor on the bond pad of the flip chip to a level extending beyond the protective layer to produce a bump;
 - c) contacting the bump to the bond pad of the substrate; and
 - d) while so contacted, polymerizing the bump to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.
2. The method of Claim 1 wherein the organic protective layer is a dielectric polymer and the electrically conductive polymerizable precursor is screen printed onto the bond pad of the flip chip.
3. The method of Claim 1 wherein the protective layer is formed of a dielectric polymer and the electrically conductive polymerizable precursor is stenciled onto the bond pad of the flip chip.

-12-

4. The method of Claim 1 wherein the electrically
conductive polymerizable precursor is polymerized
to form an electrically conductive bump prior to
contacting the bump to the bond pad of the
substrate.
5. The method of Claim 1 wherein the organic
protective coating defines the area for forming
the electrically conductive polymerizable
precursor on the flip chip.
6. A method of forming an electrically conductive
interconnection between a bond pad of a flip chip
and a bond pad of a substrate comprising the
steps of:
 - a) selectively forming an organic protective
layer over a surface of the flip chip where
the bond pad is located, leaving the bond
pad exposed;
 - b) forming a first layer of an electrically
conductive polymerizable precursor on the
bond pad of the flip chip;
 - c) forming a second layer of an electrically
conductive polymerizable precursor over the
first layer, the second layer and the first
layer together forming a bump;
 - d) contacting the bump to the bond pad of the
substrate; and
 - e) while so contacted, polymerizing the bump to
form an electrically conductive
interconnection between the bond pad of the
flip chip and the bond pad of the substrate.

-13-

7. The method of Claim 6 wherein the organic protective layer is a dielectric polymer.
8. The method of Claim 7 wherein the second layer is screen printed onto the first layer.
- 5 9. The method of Claim 7 wherein the second layer is stencilled onto the first layer.
- 10 10. The method of claim 6 wherein the electrically conductive polymerizable precursor is polymerized to form an electrically conductive bump prior to contacting the bump to the bond pad of the substrate.
- 15 11. The method of Claim 10 further comprising the step of forming an electrically conductive adhesive on the substrate bond pad to allow an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.
- 20 12. The method of Claim 11 wherein the electrically conductive adhesive is stenciled onto the substrate bond pad.
- 25 13. The method of Claim 11 further comprising the step of depositing an adhesive onto the bond pad of the substrate to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.

-14-

14. The method of Claim 6 wherein the organic protective coating defines the area for forming the electrically conductive polymerizable precursor on the flip chip.
- 5 15. A method of forming an electrically conductive interconnection between a bond pad of a flip chip and a bond pad of a substrate comprising the steps of:
- 10 a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
- 15 b) forming a first layer of an electrically conductive polymerizable precursor on the bond pad of the flip chip;
- c) drying the first layer;
- 20 d) forming a second layer of the electrically conductive polymerizable precursor over the first layer to a level extending beyond the organic protective layer;
- e) drying the second layer to form a bump on the flip chip;
- f) contacting the bump to the bond pad of the substrate; and
- 25 g) while so contacted, polymerizing the bump to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.

-15-

16. A method of forming an electrically conductive interconnection between a bond pad of a flip chip and a bond pad of a substrate comprising the steps of:
- 5 a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
 - b) forming a first layer of an electrically
10 conductive polymerizable precursor on the bond pad of the flip chip;
 - c) polymerizing the first layer to form an electrically conductive polymer;
 - d) forming a second layer of the electrically
15 conductive polymerizable precursor on the first layer to a level extending beyond the organic protective layer;
 - e) polymerizing the second layer to form an electrically conductive bump on the bond pad
20 of the flip chip;
 - f) applying an electrically conductive adhesive to the substrate bond pad; and
 - g) contacting the adhesive to the electrically
25 conductive bump to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.
17. The method of Claim 16 further including the step
30 of polymerizing the electrically conductive adhesive while the electrically conductive adhesive is in contact with the bond pad of the substrate and bond pad of the flip chip.

-16-

18. An article formed by a method of electrically interconnecting a bond pad of a flip chip and a bond pad of a substrate comprising the steps of:
- 5 a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
 - 10 b) forming a first layer of an electrically conductive polymerizable precursor on a bond pad of the flip chip;
 - c) drying the first layer;
 - 15 d) forming a second layer of the electrically conductive polymerizable precursor over the first layer to a level extending beyond the protective layer;
 - e) drying the second layer to form a bump on the flip chip;
 - f) contacting the bump to the bond pad of the substrate; and
 - 20 g) while so contacted, polymerizing the bump to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.
19. The article formed by the method of Claim 18
25 wherein the electrically conductive bump of the first and second layers is a B-stage polymer.
20. The article formed by the method of Claim 18
30 wherein the electrically conductive bump of the first and second layers is a thermoplastic polymer.

-17-

21. An article formed by a method of electrically interconnecting a bond pad of a flip chip and a bond pad of a substrate comprising the steps of:
- 5 a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
 - b) forming a first layer of an electrically conductive polymerizable precursor on the
10 bond pad of the flip chip;
 - c) polymerizing the first layer to form an electrically conductive polymer;
 - d) forming a second layer of an electrically conductive polymerizable precursor on the
15 first layer to a level extending beyond the organic protective layer;
 - e) polymerizing the second layer to form an electrically conductive polymer, the first and second layers thereby forming an
20 electrically conductive bump on the bond pad of the flip chip;
 - f) applying an electrically conductive adhesive to the bond pad of the substrate;
 - g) contacting the electrically conductive
25 adhesive at the bond pad of the substrate to the electrically conductive bump; and
 - h) while so contacted, polymerizing the electrically conductive adhesive to form an electrically conductive interconnection
30 between the bond pad of the flip chip and the bond pad of the substrate.

-18-

22. The article formed by the method of Claim 21 wherein the electrically conductive polymer of the first and second layers is formed of a thermoset.
- 5 23. An article formed by a method of forming an electrically conductive interconnection between a bond pad of a flip chip and a bond pad of a substrate comprising the steps of:
- 10 a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
- 15 b) forming an electrically conductive polymerizable precursor on the bond pad of the flip chip to a level extending beyond the protective layer to produce a bump;
- 20 c) contacting the bump to the bond pad of the substrate; and
- d) while so contacted, polymerizing the bump to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.
24. A bumped flip chip comprising;
- 25 a) a flip chip;
- b) an organic protective coating over a surface of the flip chip; and
- c) an electrically conductive polymer bump.

-19-

25. An electrical circuit comprising;
- a) a substrate having a bond pad;
 - b) a flip chip having an organic protective coating and a bond pad;
 - 5 c) an electrically conductive polymer interconnect between the bond pad of the substrate and the bond pad of the flip chip.




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10

INTERNATIONAL SEARCH REPORT

International Application No PCT/US 90/07524

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) * According to International Patent Classification (IPC) or to both National Classification and IPC IPC ⁵ : H 01 L 21/60, 23/485																				
II. FIELDS SEARCHED <div style="text-align: center; border-top: 1px solid black; border-bottom: 1px solid black; margin: 5px 0;">Minimum Documentation Searched ⁷</div> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 25%; border-right: 1px solid black; padding: 5px; vertical-align: top;"> Classification System IPC⁵ </td> <td style="padding: 5px; vertical-align: top;"> Classification Symbols <div style="text-align: center; font-size: 1.2em;">H 01 L</div> </td> </tr> </table> <div style="text-align: center; border-top: 1px solid black; border-bottom: 1px solid black; margin: 5px 0;">Documentation Searched other than Minimum Documentation to the Extent that such Documents are included in the Fields Searched ⁸</div>			Classification System IPC ⁵	Classification Symbols <div style="text-align: center; font-size: 1.2em;">H 01 L</div>																
Classification System IPC ⁵	Classification Symbols <div style="text-align: center; font-size: 1.2em;">H 01 L</div>																			
III. DOCUMENTS CONSIDERED TO BE RELEVANT ⁹ <table style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 10%; border-bottom: 1px solid black;">Category ¹⁰</th> <th style="width: 60%; border-bottom: 1px solid black;">Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²</th> <th style="width: 30%; border-bottom: 1px solid black;">Relevant to Claim No. ¹³</th> </tr> <tr> <td style="text-align: center; vertical-align: top; padding: 5px;">X</td> <td style="padding: 5px;"> Patent Abstracts of Japan, volume 9, no. 110 (E-314)(1833), 15 May 1985, & JP, A, 601849 (SHARP) 8 January 1983 see the whole document </td> <td style="text-align: center; vertical-align: top; padding: 5px;">25</td> </tr> <tr> <td style="text-align: center; vertical-align: top; padding: 5px;">Y</td> <td style="padding: 5px;">---</td> <td style="text-align: center; vertical-align: top; padding: 5px;">1,2,23,24</td> </tr> <tr> <td style="text-align: center; vertical-align: top; padding: 5px;">A</td> <td style="padding: 5px;">---</td> <td style="text-align: center; vertical-align: top; padding: 5px;">6,15,16,18,21</td> </tr> <tr> <td style="text-align: center; vertical-align: top; padding: 5px;">A</td> <td style="padding: 5px;"> DE, A, 3702354 (MITSUBISHI DENKI K.K.) 30 July 1987 see abstract, column 4, lines 27-41; column 5, lines 40-61; column 6, lines 9-52 --- </td> <td style="text-align: center; vertical-align: top; padding: 5px;">1,6,15,16,18,21,23,24</td> </tr> <tr> <td style="text-align: center; vertical-align: top; padding: 5px;">Y</td> <td style="padding: 5px;"> FR, A, 2492164 (RTC LA RADIOTECHNIQUE COMPELEC) 16 April 1982 see figures; page 2, line 35 - page 3, line 11; page 3, line 34 - page 4, line 16, page 5, lines 14-21 ./ </td> <td style="text-align: center; vertical-align: top; padding: 5px;">1,2,23,24</td> </tr> </table>			Category ¹⁰	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³	X	Patent Abstracts of Japan, volume 9, no. 110 (E-314)(1833), 15 May 1985, & JP, A, 601849 (SHARP) 8 January 1983 see the whole document	25	Y	---	1,2,23,24	A	---	6,15,16,18,21	A	DE, A, 3702354 (MITSUBISHI DENKI K.K.) 30 July 1987 see abstract, column 4, lines 27-41; column 5, lines 40-61; column 6, lines 9-52 ---	1,6,15,16,18,21,23,24	Y	FR, A, 2492164 (RTC LA RADIOTECHNIQUE COMPELEC) 16 April 1982 see figures; page 2, line 35 - page 3, line 11; page 3, line 34 - page 4, line 16, page 5, lines 14-21 ./	1,2,23,24
Category ¹⁰	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³																		
X	Patent Abstracts of Japan, volume 9, no. 110 (E-314)(1833), 15 May 1985, & JP, A, 601849 (SHARP) 8 January 1983 see the whole document	25																		
Y	---	1,2,23,24																		
A	---	6,15,16,18,21																		
A	DE, A, 3702354 (MITSUBISHI DENKI K.K.) 30 July 1987 see abstract, column 4, lines 27-41; column 5, lines 40-61; column 6, lines 9-52 ---	1,6,15,16,18,21,23,24																		
Y	FR, A, 2492164 (RTC LA RADIOTECHNIQUE COMPELEC) 16 April 1982 see figures; page 2, line 35 - page 3, line 11; page 3, line 34 - page 4, line 16, page 5, lines 14-21 ./	1,2,23,24																		
<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p>* Special categories of cited documents: ¹⁰</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 50%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"A" document member of the same patent family</p> </div> </div>																				
IV. CERTIFICATION <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; border-right: 1px solid black; padding: 5px; vertical-align: top;"> Date of the Actual Completion of the International Search <div style="text-align: center; font-size: 1.1em;">4th April 1991</div> </td> <td style="padding: 5px; vertical-align: top;"> Date of Mailing of this International Search Report <div style="text-align: center; font-size: 1.2em;">04 JUN 1991</div> </td> </tr> <tr> <td style="border-right: 1px solid black; padding: 5px; vertical-align: top;"> International Searching Authority <div style="text-align: center; font-weight: bold;">EUROPEAN PATENT OFFICE</div> </td> <td style="padding: 5px; vertical-align: top;"> Signature of Authorized Officer <div style="text-align: center;"> MISS T. TAZELAAR </div> </td> </tr> </table>			Date of the Actual Completion of the International Search <div style="text-align: center; font-size: 1.1em;">4th April 1991</div>	Date of Mailing of this International Search Report <div style="text-align: center; font-size: 1.2em;">04 JUN 1991</div>	International Searching Authority <div style="text-align: center; font-weight: bold;">EUROPEAN PATENT OFFICE</div>	Signature of Authorized Officer <div style="text-align: center;"> MISS T. TAZELAAR </div>														
Date of the Actual Completion of the International Search <div style="text-align: center; font-size: 1.1em;">4th April 1991</div>	Date of Mailing of this International Search Report <div style="text-align: center; font-size: 1.2em;">04 JUN 1991</div>																			
International Searching Authority <div style="text-align: center; font-weight: bold;">EUROPEAN PATENT OFFICE</div>	Signature of Authorized Officer <div style="text-align: center;"> MISS T. TAZELAAR </div>																			

III. DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)		
Category *	Citation of Document, " with indication, where appropriate, of the relevant passages	Relevant to Claim No.
A	---	6,15,18,21, 25
X	EP, A, 0303256 (SHIN-ETSU POLYMER CO & TOSHIBA) 15 February 1989 see column 4, line 50 - column 5, line 21, column 6, line 47 - column 7, line 36, column 10, lines 30-46	24,25
A	-----	20

**ANNEX TO THE INTERNATIONAL SEARCH REPORT
ON INTERNATIONAL PATENT APPLICATION NO.**

US 9007524
SA 43904

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report.
The members are as contained in the European Patent Office EDP file on 28/05/91
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE-A- 3702354	30-07-87	JP-A- 62173740	30-07-87
		US-A- 4922321	01-05-90
FR-A- 2492164	16-04-82	DE-A- 3140348	26-08-82
		GB-A, B 2090071	30-06-82
		JP-B- 1028502	02-06-89
		JP-C- 1545916	28-02-90
		JP-A- 57099750	21-06-82
		US-A- 4442966	17-04-84
EP-A- 0303256	15-02-89	JP-A- 1132138	24-05-89
		US-A- 4917466	17-04-90



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : H01L 21/60, 23/485	A1	(11) International Publication Number: WO 91/09419 (43) International Publication Date: 27 June 1991 (27.06.91)
(21) International Application Number: PCT/US90/07524 (22) International Filing Date: 18 December 1990 (18.12.90) (30) Priority data: 452,191 18 December 1989 (18.12.89) US (71) Applicant: EPOXY TECHNOLOGY, INC. [US/US]; 14 Fortune Drive, Billerica, MA 01821 (US). (72) Inventors: ESTES, Richard, H. ; 15 Blackstone Circle, Pelham, NH 03076 (US). KULESZA, Frank, W. ; 3 Grant Road, Winchester, MA 01890 (US). (74) Agents: REYNOLDS, Leo, R. et al.; Hamilton, Brook, Smith & Reynolds, Two Militia Drive, Lexington, MA 02173 (US).		(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB (European patent), GR (European patent), IT (European patent), JP, KR, LU (European patent), NL (European patent), SE (European patent). Published <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>
(54) Title: FLIP CHIP TECHNOLOGY USING ELECTRICALLY CONDUCTIVE POLYMERS AND DIELECTRICS <div style="text-align: center;"> </div>		
(57) Abstract <p>A method is presented for interconnecting bond pads of a flip chip with bond pads of a substrate by an electrically conductive polymer. An organic protective layer is selectively formed over a surface of a flip chip to thereby leave exposed bond pads on the flip chip. An electrically conductive polymerizable precursor is disposed on the bond pads extending to a level beyond the organic protective layer to thereby form bumps. The bumps are aligned with bond pads of a substrate and then contacted to those bond pads. The bumps can be polymerized either before or after contacting the bumps to the bond pads of the substrate to form electrically conductive interconnections between the bond pads of the flip chip and the bond pads of the substrate.</p>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FI	Finland	ML	Mali
AU	Australia	FR	France	MN	Mongolia
BB	Barbados	GA	Gabon	MR	Mauritania
BE	Belgium	GB	United Kingdom	MW	Malawi
BF	Burkina Faso	GN	Guinea	NL	Netherlands
BG	Bulgaria	GR	Greece	NO	Norway
BJ	Benin	HU	Hungary	PL	Poland
BR	Brazil	IT	Italy	RO	Romania
CA	Canada	JP	Japan	SD	Sudan
CF	Central African Republic	KP	Democratic People's Republic of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SN	Senegal
CH	Switzerland	LI	Liechtenstein	SU	Soviet Union
CI	Côte d'Ivoire	LK	Sri Lanka	TD	Chad
CM	Cameroon	LU	Luxembourg	TC	Togo
DE	Germany	MC	Monaco	US	United States of America
DK	Denmark	MG	Madagascar		
ES	Spain				

-1-

FLIP CHIP TECHNOLOGY USING ELECTRICALLY
CONDUCTIVE POLYMERS AND DIELECTRICS

Background of the Invention

Integrated circuits have had almost universal
5 application to communication and military technologies
for several years. Of increasing importance has been
development of microcircuit wafers and methods for
interconnection of the circuits by automated equip-
ment. A primary limitation to application of micro-
10 circuit technology has been cost efficiency and
reliability of interconnection of integrated circuits
on chips because of the small size of the chips, which
often require hundreds of connections to be made
within each circuit.

15 One method of circuit interconnection is called
flip chip bonding. Flip chip bonding can offer a
shorter signal path and, therefore, more rapid
communication between circuits than can other methods,
such as tape automated bonding (TAB) or conventional
20 wire bonding, because bond pads on flip chips are not
restricted to the periphery of the chip, but rather
are usually located at one face of the chip opposite a
substrate. In one method of flip chip bonding, a chip
or die is formed with the requisite integrated circuit
25 and interconnect wiring required for interconnecting
the circuit with other chip circuits on a circuit
board, such as a separate printed circuit board or
substrate. Bond pads are located at points of inter-
connection. Bumps are formed by plating of several
30 layers of metals on the bond pads of the flip chip.
Following deposition, the chip is heated to reflow the
metals, thus causing surface tension of the deposit to

-2-

form hemispherical solder "bumps." The flip chip is subsequently severed from the wafer of which it was a part and "flipped" for alignment with the bond pads of a substrate. These bumps are then contacted with the
5 bond pads of the substrate and uniformly heated to simultaneously form interconnects between aligned bond pads of the flip chip and the substrate.

Use of metals to interconnect bond pads of flip chips and substrates has required, however, that
10 passivation of the flip chip be accomplished by use of a metal barrier such as titanium (Ti), tungsten (W) or silicon nitride (Si_3N_4). Both the metal, as a passivation (or barrier) material, and ceramic, as a substrate material, are generally necessitated to
15 allow sufficient heating to enable reflow of the solder bumps for interconnection between the flip chip and the substrate without consequential damage to either.

Fabrication of circuits using bumped flip chips
20 have also been limited by the inability to visually inspect interconnections between the flip chip and the substrate. Further, the yield of finished mounted circuits can be detrimentally affected by failure of interconnects caused by the difference between the
25 coefficients of thermal expansion of the various materials comprising the flip chip, the passivation layer, the solder bumps and the substrate. Also, melting of the solder bumps creates an electrically conductive flux as an undesirable byproduct which
30 generally must be removed from between the substrate and the flip chip to allow proper operation of the finished circuit.

-3-

Problems of heat stress during fabrication have been addressed by various methods, such as by rapid application of heat to a bumped flip chip and rapid conduction of heat from the solder interconnects in order to minimize damage to flip chips, substrates and interconnections due to internal stresses caused by thermal expansion and contraction. However, this method is very expensive.

Therefore, a need exists for a method of interconnecting flip chips to substrates which is fast, cost-effective and reliable, so that the advantages of flip chips over other types of microcircuit wafers can be exploited more fully. Also, there is a demand for a simplified method of connecting flip chips to substrates which eliminates the need for elaborate plating procedures. Further, a method which enables greater flexibility of passivation and choice of substrate is also desirable. These improvements could promote cost efficiency and broaden the applications for which microcircuits are suitable.

Summary of the Invention

The present invention relates to a bumped flip chip technology and a method for interconnecting the bond pads of a bumped flip chip to the bond pads of a substrate. In accordance with the present invention, an organic protective layer is selectively formed over the surface of a flip chip, leaving the flip chip bond pads exposed. An electrically conductive polymerizable precursor is disposed at the bond pads of the flip chips to form "bumps" which extend beyond the organic protective layer. Alternatively, the electrically conductive polymerizable precursor can be

-4-

formed in two layers at each bond pad, the two layers together forming the bumps. The two layers can be polymerized to form an electrically conductive bump before connecting the bump with bond pads of the substrate. An adhesive is then applied to the substrate bond pads to provide "wet," or electrically conductive, connections between the bumps and substrate which are subsequently polymerized. An electrically conductive polymer is thereby selectively formed between the bond pads of the flip chip and the bond pads of the substrate. Alternatively, the bumps can be polymerized after connecting the bumps of the flip chip to the bond pads of the substrate.

Electrical interconnections between bond pads of flip chips and bond pads of substrates are obtained by formation of a electrically conductive polymerizable precursor at the bond pads of a flip chip. Polymerization of the bumps can be achieved under milder thermal conditions than are required to reflow solder. Thus, reliability problems, caused by rapid heating and by large discrepancies of coefficients of thermal expansion of component materials in the flip chip, passivation layer, bumps and substrates, can be substantially reduced. Further, because the polymerization conditions are less harsh than required for reflow of solder bumps, the need for metal passivation of the flip chip is eliminated and a wider variety of substrate types is enabled. Also, complicated and time-consuming vapor deposition and electroplating techniques for depositing solder bumps are eliminated. In addition, polymer interconnects are fluxless, thus eliminating difficult problems with removal of electrically conductive flux between flip chips and

-5-

substrates. The organic protective layer can also have a low dielectric constant, thereby acting as a passivation layer and enabling close proximity of the flip chip to the substrate and consequent shortened circuit paths in the finished circuit.

The above features and other details of the invention, either as steps of the invention or as combinations of parts of the invention, will now be more particularly described with reference to the accompanying drawings and pointed out in the claims. It will be understood that the particular embodiments of the invention are shown by way of illustration and not as a limitation of the invention. The principle feature of the invention may be employed in various embodiments without departing from the scope of the invention.

Detailed Description of the Drawings

Figure 1 is a plan view of one embodiment of the present invention after selective formation of an organic protective layer over the surface of a flip chip.

Figure 2 is a section view of the embodiment of Figure 1 taken along lines I-I.

Figure 3 is a section view of a flip chip which has been passivated with a silicon nitride or oxide layer, over which layer an organic protective layer has been formed.

Figure 4 is a section view of the embodiment of Figure 1 after formation of the first layer of an electrically conductive polymerizable precursor on the bond pads of the flip chip.

-6-

Figure 5 is a section view of the embodiment of Figure 1 after formation of a second layer of an electrically conductive polymerizable precursor on the first layer to thereby form bumps.

5 Figure 6 is a plan view of a substrate suitable for use with the present invention.

Figure 7 is a section view of the embodiment of Figure 1 and of the substrate taken along lines VI-VI of Figure 6 after aligning the bumps of the flip chip
10 with bond pads of the substrate.

Figure 8 is a section view of the embodiment of Figure 1 after contact of the bumps of the flip chip to the bond pads of the substrate.

Figure 9 is a section view of a third embodiment
15 of the present invention wherein the bumps have been polymerized to form an electrically conductive polymer and wherein an electrically conductive adhesive has been applied to the substrate bond pads prior to contacting the flip chip bumps to the bond pads of the
20 substrate.

Figure 10 is a section view of the embodiment of Figure 9 after contacting the bumps to the bond pads of the substrate and polymerization of the adhesive to form electrical interconnections between the bond pads
25 of the flip chip and the bond pads of the substrate.

Detailed Description of the Invention

In one embodiment of the present invention, shown in Figure 1, a simplified illustrative version of a flip chip 10 is shown. It consists of bond pads 12,14
30 on upper planar surface 16 of flip chip die 11. Die 11 is formed of silicon, gallium arsenide, germanium or some other conventional semiconductor material. As

-7-

can be seen in Figure 2, an organic protective layer 18 is formed over circuits 15 (connected to the bond pads) and surface 16 of flip chip 10 by screen printing, stenciling, spin-etching or by other methods of monomer or polymer deposition. Alternatively, flip chip 10 also can be passivated with silicon nitride or an oxide layer 19 before formation of organic protective layer 18, as is shown in Figure 3. The organic protective layer is preferably a dielectric polymer. An example of an organic material suitable for application in the present invention is Epo-Tek^R polyimide, manufactured by Epoxy Technology, Inc. Bond pads 12,14 are covered during deposition of organic protective layer 18 and are then left exposed following deposition, as shown in Figure 2. Organic protective layer 18 is preferably polymerized by application of heat or other conventional means prior to formation of layers 20,22 on bond pads 12,14, shown in Figure 4. Organic protective layer 18 passivates and thereby insulates and protects the underlying surface 16 of flip chip 10.

As shown in Figure 4, first layers 20,22 of an electrically conductive polymerizable precursor are selectively formed on bond pads 12,14. Electrically conductive polymerizable precursor, as that term is used herein, can include a thermoset polymer, a B-stage polymer, a thermoplastic polymer, or any monomer or polymer which, upon polymerization or upon further polymerization, is electrically conductive or which can support an electrically conductive material. The electrically conductive polymerizable precursor can be gold-filled, silver-filled, or filled with some other electrically conductive material. The organic

-8-

protective layer 18 acts as a template defining areas for deposition of first layers 20,22 of monomer on flip chip 10. In a preferred embodiment of the present invention, the unpolymerized organic protective layer has a high thixotropy for retaining a pattern on surface 16. The flip chip 10 can thus be manipulated more conveniently during subsequent deposition of electrically conductive polymerizable precursor onto bond pads 12,14. First layers 20,22 are substantially flush with polyimide layer 18. Second layers 24,26 of electrically conductive polymerizable precursor, such as are used to form first layers 20,22, are formed on first layers 20,22, as shown in Figure 5. First layers 20,22 and second layers 24,26 form bumps 28,30 on flip chip 10. As shown in Figure 6, circuit 33 on substrate 36 is connected with bond pads 32,34. As can be seen in Figure 7, bumps 28,30 are located on flip chip 10 in a position which is aligned with the known position of bond pads 32,34 on substrate 36. As shown in Figure 8, bond pads 32,34 are then brought into contact with bumps 28,30. Bumps 28,30 are then polymerized by heating, or by other known methods, to form electrically conductive interconnections between flip chip bond pads 12,14 and substrate bond pads 32,34. Substrates which are suitable for use with the present invention include materials such as ceramic, silicon, porcelain, conventional printed circuit board materials, or other conventional substrates suitable for electrical circuits.

If the electrically conductive polymerizable precursor is a thermoset, the first layers 20,22 can be polymerized before formation of the second layers

-9-

24,26. Second layers 24,26 can be hemispherical in shape before contact is made with substrate bond pads 32, 34. First layers 20,22 and second layers 24,26 form bumps 28,30 which can be contacted to substrate bond pads 32,34 before polymerization. Bumps 28,30 are subsequently polymerized to form electrical interconnections between flip chip bond pads 12,14 and substrate bond pads 32,34. Alternatively, first layers 20,22 can be polymerized before deposition of second layers 24,26.

In another embodiment of the present invention, shown in Figure 9, bumps 28,30 can be formed of electrically conductive polymerizable precursor which is polymerized before contact with substrate bond pads 32,34. As seen in Figure 9, adhesive layers 38,40 are formed on substrate bond pads 32,24 before bumps 28,30 are contacted to substrate bond pads 32,34. Examples of adhesives which can be used include thermosets, thermoplastics and polymer thick film. Adhesive layers 38, 40 are formed on substrate bond pads 32, 34 by screen printing, stenciling, or by some other conventional method. Bumps 28,30 are brought into contact with adhesive layers 38, 40 are shown in Figure 11, and the electrically conductive adhesive is then polymerized by heating or by other conventional means to form electrical interconnections between bond pads 12,14 of flip chip 10 and bond pads 32,34 of substrate 36.

The electrically conductive polymerizable precursor used to form first layers 20,22 and second layers 24,26 of bumps 28,30 can be a B-stage polymer. Examples of suitable B-stage polymers include thermosets and thermoplastics. Solvents within the

-10-

B-stage polymer can be substantially evaporated from the electrically conductive polymerizable precursor comprising bumps 28,30 before bumps 28,30 are contacted to substrate bond pads 32,34. Evaporation of the solvent within the B-stage polymer causes the bumps 28,30 to retain a substantially rigid shape while the flip chip is manipulated for contacting bumps 28,30 to substrate 36. The B-stage polymer can subsequently be polymerized to form electrical interconnections between flip chip bond pads 12,14 and substrate bond pads 32,34.

In a preferred embodiment, flip chip 11 is aligned over substrate 36 by a flip chip aligner bonder, such as model M-8, manufactured by Research Devices, Division of the American Optical Corporation.

Equivalents

Although preferred embodiments have been specifically described and illustrated herein, it will be appreciated that many modifications and variations of the present invention are possible, in light of the above teachings, within the purview of the following claims, without departing from the spirit and scope of the invention. For example, while the discussion is directed to a single flip chip on a substrate which flip chip has only one circuit and two bond pads, it is to be understood that the concept can be readily expanded to include a plurality of chips with a plurality of circuits and bond pads on each.

-11-

CLAIMS

1. A method of forming an electrically conductive interconnection between a bond pad of a flip chip and a bond pad of a substrate, comprising the steps of:
 - a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
 - b) forming an electrically conductive polymerizable precursor on the bond pad of the flip chip to a level extending beyond the protective layer to produce a bump;
 - c) contacting the bump to the bond pad of the substrate; and
 - d) while so contacted, polymerizing the bump to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.
2. The method of Claim 1 wherein the organic protective layer is a dielectric polymer and the electrically conductive polymerizable precursor is screen printed onto the bond pad of the flip chip.
3. The method of Claim 1 wherein the protective layer is formed of a dielectric polymer and the electrically conductive polymerizable precursor is stenciled onto the bond pad of the flip chip.

-12-

4. The method of Claim 1 wherein the electrically
conductive polymerizable precursor is polymerized
to form an electrically conductive bump prior to
contacting the bump to the bond pad of the
substrate.
- 5
5. The method of Claim 1 wherein the organic
protective coating defines the area for forming
the electrically conductive polymerizable
precursor on the flip chip.
- 10 6. A method of forming an electrically conductive
interconnection between a bond pad of a flip chip
and a bond pad of a substrate comprising the
steps of:
- 15 a) selectively forming an organic protective
layer over a surface of the flip chip where
the bond pad is located, leaving the bond
pad exposed;
- b) forming a first layer of an electrically
conductive polymerizable precursor on the
bond pad of the flip chip;
- 20 c) forming a second layer of an electrically
conductive polymerizable precursor over the
first layer, the second layer and the first
layer together forming a bump;
- 25 d) contacting the bump to the bond pad of the
substrate; and
- e) while so contacted, polymerizing the bump to
form an electrically conductive
interconnection between the bond pad of the
flip chip and the bond pad of the substrate.
- 30

-13-

7. The method of Claim 6 wherein the organic protective layer is a dielectric polymer.
8. The method of Claim 7 wherein the second layer is screen printed onto the first layer.
- 5 9. The method of Claim 7 wherein the second layer is stencilled onto the first layer.
- 10 10. The method of claim 6 wherein the electrically conductive polymerizable precursor is polymerized to form an electrically conductive bump prior to contacting the bump to the bond pad of the substrate.
- 15 11. The method of Claim 10 further comprising the step of forming an electrically conductive adhesive on the substrate bond pad to allow an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.
- 20 12. The method of Claim 11 wherein the electrically conductive adhesive is stenciled onto the substrate bond pad.
- 25 13. The method of Claim 11 further comprising the step of depositing an adhesive onto the bond pad of the substrate to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.

-14-

14. The method of Claim 6 wherein the organic protective coating defines the area for forming the electrically conductive polymerizable precursor on the flip chip.
- 5 15. A method of forming an electrically conductive interconnection between a bond pad of a flip chip and a bond pad of a substrate comprising the steps of:
- 10 a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
- 15 b) forming a first layer of an electrically conductive polymerizable precursor on the bond pad of the flip chip;
- c) drying the first layer;
- d) forming a second layer of the electrically conductive polymerizable precursor over the first layer to a level extending beyond the organic protective layer;
- 20 e) drying the second layer to form a bump on the flip chip;
- f) contacting the bump to the bond pad of the substrate; and
- 25 g) while so contacted, polymerizing the bump to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.

-15-

16. A method of forming an electrically conductive interconnection between a bond pad of a flip chip and a bond pad of a substrate comprising the steps of:
- 5 a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
 - b) forming a first layer of an electrically
10 conductive polymerizable precursor on the bond pad of the flip chip;
 - c) polymerizing the first layer to form an electrically conductive polymer;
 - d) forming a second layer of the electrically
15 conductive polymerizable precursor on the first layer to a level extending beyond the organic protective layer;
 - e) polymerizing the second layer to form an electrically conductive bump on the bond pad
20 of the flip chip;
 - f) applying an electrically conductive adhesive to the substrate bond pad; and
 - g) contacting the adhesive to the electrically
25 conductive bump to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.
17. The method of Claim 16 further including the step
30 of polymerizing the electrically conductive adhesive while the electrically conductive adhesive is in contact with the bond pad of the substrate and bond pad of the flip chip.

-16-

18. An article formed by a method of electrically interconnecting a bond pad of a flip chip and a bond pad of a substrate comprising the steps of:
- 5 a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
 - b) forming a first layer of an electrically conductive polymerizable precursor on a bond pad of the flip chip;
 - 10 c) drying the first layer;
 - d) forming a second layer of the electrically conductive polymerizable precursor over the first layer to a level extending beyond the protective layer;
 - 15 e) drying the second layer to form a bump on the flip chip;
 - f) contacting the bump to the bond pad of the substrate; and
 - 20 g) while so contacted, polymerizing the bump to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.
19. The article formed by the method of Claim 18 wherein the electrically conductive bump of the first and second layers is a B-stage polymer.
20. The article formed by the method of Claim 18 wherein the electrically conductive bump of the first and second layers is a thermoplastic polymer.
- 30

-17-

21. An article formed by a method of electrically interconnecting a bond pad of a flip chip and a bond pad of a substrate comprising the steps of:
- 5 a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
 - b) forming a first layer of an electrically conductive polymerizable precursor on the
10 bond pad of the flip chip;
 - c) polymerizing the first layer to form an electrically conductive polymer;
 - d) forming a second layer of an electrically conductive polymerizable precursor on the
15 first layer to a level extending beyond the organic protective layer;
 - e) polymerizing the second layer to form an electrically conductive polymer, the first and second layers thereby forming an
20 electrically conductive bump on the bond pad of the flip chip;
 - f) applying an electrically conductive adhesive to the bond pad of the substrate;
 - g) contacting the electrically conductive
25 adhesive at the bond pad of the substrate to the electrically conductive bump; and
 - h) while so contacted, polymerizing the electrically conductive adhesive to form an electrically conductive interconnection
30 between the bond pad of the flip chip and the bond pad of the substrate.

-18-

22. The article formed by the method of Claim 21 wherein the electrically conductive polymer of the first and second layers is formed of a thermoset.
- 5 23. An article formed by a method of forming an electrically conductive interconnection between a bond pad of a flip chip and a bond pad of a substrate comprising the steps of:
- 10 a) selectively forming an organic protective layer over a surface of the flip chip where the bond pad is located, leaving the bond pad exposed;
- 15 b) forming an electrically conductive polymerizable precursor on the bond pad of the flip chip to a level extending beyond the protective layer to produce a bump;
- 20 c) contacting the bump to the bond pad of the substrate; and
- d) while so contacted, polymerizing the bump to form an electrically conductive interconnection between the bond pad of the flip chip and the bond pad of the substrate.
24. A bumped flip chip comprising;
- 25 a) a flip chip;
- b) an organic protective coating over a surface of the flip chip; and
- c) an electrically conductive polymer bump.

-19-

25. An electrical circuit comprising;
- a) a substrate having a bond pad;
 - b) a flip chip having an organic protective coating and a bond pad;
 - 5 c) an electrically conductive polymer interconnect between the bond pad of the substrate and the bond pad of the flip chip.




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9







Fig. 10

INTERNATIONAL SEARCH REPORT

International Application No PCT/US 90/07524

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ⁶ According to International Patent Classification (IPC) or to both National Classification and IPC IPC ⁵ : H 01 L 21/60, 23/485																										
II. FIELDS SEARCHED <div style="text-align: center; border-top: 1px solid black; border-bottom: 1px solid black;">Minimum Documentation Searched ⁷</div> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 25%; border-bottom: 1px solid black; vertical-align: top;">Classification System</td> <td style="border-bottom: 1px solid black; vertical-align: top;">Classification Symbols</td> </tr> <tr> <td style="height: 40px; vertical-align: top;">IPC⁵</td> <td style="text-align: center; vertical-align: middle;">H 01 L</td> </tr> </table> <div style="text-align: center; border-top: 1px solid black; border-bottom: 1px solid black;">Documentation Searched other than Minimum Documentation to the Extent that such Documents are included in the Fields Searched ⁸</div>			Classification System	Classification Symbols	IPC ⁵	H 01 L																				
Classification System	Classification Symbols																									
IPC ⁵	H 01 L																									
III. DOCUMENTS CONSIDERED TO BE RELEVANT ⁹ <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%; text-align: left;">Category ¹⁰</th> <th style="width: 60%; text-align: left;">Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²</th> <th style="width: 30%; text-align: left;">Relevant to Claim No. ¹³</th> </tr> </thead> <tbody> <tr> <td style="vertical-align: top;">X</td> <td style="vertical-align: top;">Patent Abstracts of Japan, volume 9, no. 110 (E-314)(1833), 15 May 1985, & JP, A, 601849 (SHARP) 8 January 1983 see the whole document</td> <td style="vertical-align: top;">25</td> </tr> <tr> <td style="vertical-align: top;">Y</td> <td style="vertical-align: top;"></td> <td style="vertical-align: top;">1,2,23,24</td> </tr> <tr> <td style="vertical-align: top;">A</td> <td style="vertical-align: top;"></td> <td style="vertical-align: top;">6,15,16,18, 21</td> </tr> <tr> <td colspan="3" style="text-align: center;">---</td> </tr> <tr> <td style="vertical-align: top;">A</td> <td style="vertical-align: top;">DE, A, 3702354 (MITSUBISHI DENKI K.K.) 30 July 1987 see abstract, column 4, lines 27-41; column 5, lines 40-61; column 6, lines 9-52</td> <td style="vertical-align: top;">1,6,15,16, 18,21,23,24</td> </tr> <tr> <td colspan="3" style="text-align: center;">---</td> </tr> <tr> <td style="vertical-align: top;">Y</td> <td style="vertical-align: top;">FR, A, 2492164 (RTC LA RADIOTECHNIQUE COMPELEC) 16 April 1982 see figures; page 2, line 35 - page 3, line 11; page 3, line 34 - page 4, line 16, page 5, lines 14-21 ./.</td> <td style="vertical-align: top;">1,2,23,24</td> </tr> </tbody> </table>			Category ¹⁰	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³	X	Patent Abstracts of Japan, volume 9, no. 110 (E-314)(1833), 15 May 1985, & JP, A, 601849 (SHARP) 8 January 1983 see the whole document	25	Y		1,2,23,24	A		6,15,16,18, 21	---			A	DE, A, 3702354 (MITSUBISHI DENKI K.K.) 30 July 1987 see abstract, column 4, lines 27-41; column 5, lines 40-61; column 6, lines 9-52	1,6,15,16, 18,21,23,24	---			Y	FR, A, 2492164 (RTC LA RADIOTECHNIQUE COMPELEC) 16 April 1982 see figures; page 2, line 35 - page 3, line 11; page 3, line 34 - page 4, line 16, page 5, lines 14-21 ./.	1,2,23,24
Category ¹⁰	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³																								
X	Patent Abstracts of Japan, volume 9, no. 110 (E-314)(1833), 15 May 1985, & JP, A, 601849 (SHARP) 8 January 1983 see the whole document	25																								
Y		1,2,23,24																								
A		6,15,16,18, 21																								

A	DE, A, 3702354 (MITSUBISHI DENKI K.K.) 30 July 1987 see abstract, column 4, lines 27-41; column 5, lines 40-61; column 6, lines 9-52	1,6,15,16, 18,21,23,24																								

Y	FR, A, 2492164 (RTC LA RADIOTECHNIQUE COMPELEC) 16 April 1982 see figures; page 2, line 35 - page 3, line 11; page 3, line 34 - page 4, line 16, page 5, lines 14-21 ./.	1,2,23,24																								
<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p>¹⁰ Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p> </div> </div>																										
IV. CERTIFICATION <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; border-bottom: 1px solid black; vertical-align: top;"> Date of the Actual Completion of the International Search <div style="text-align: center;">4th April 1991</div> </td> <td style="width: 50%; border-bottom: 1px solid black; vertical-align: top;"> Date of Mailing of this International Search Report <div style="text-align: center;">04 JUN 1991</div> </td> </tr> <tr> <td style="border-bottom: 1px solid black; vertical-align: top;"> International Searching Authority <div style="text-align: center;">EUROPEAN PATENT OFFICE</div> </td> <td style="border-bottom: 1px solid black; vertical-align: top;"> Signature of Authorized Officer <div style="text-align: center;">  MISS T. TAZELAAR </div> </td> </tr> </table>			Date of the Actual Completion of the International Search <div style="text-align: center;">4th April 1991</div>	Date of Mailing of this International Search Report <div style="text-align: center;">04 JUN 1991</div>	International Searching Authority <div style="text-align: center;">EUROPEAN PATENT OFFICE</div>	Signature of Authorized Officer <div style="text-align: center;">  MISS T. TAZELAAR </div>																				
Date of the Actual Completion of the International Search <div style="text-align: center;">4th April 1991</div>	Date of Mailing of this International Search Report <div style="text-align: center;">04 JUN 1991</div>																									
International Searching Authority <div style="text-align: center;">EUROPEAN PATENT OFFICE</div>	Signature of Authorized Officer <div style="text-align: center;">  MISS T. TAZELAAR </div>																									

III. DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)		
Category *	Citation of Document, " with Indication, where appropriate, of the relevant passages	Relevant to Claim No.
A	---	6,15,18,21, 25
X	EP, A, 0303256 (SHIN-ETSU POLYMER CO & TOSHIBA) 15 February 1989 see column 4, line 50 - column 5, line 21, column 6, line 47 - column 7, line 36, column 10, lines 30-46	24,25
A	-----	20

**ANNEX TO THE INTERNATIONAL SEARCH REPORT
ON INTERNATIONAL PATENT APPLICATION NO.**

US 9007524

SA 43904

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 28/05/91
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE-A- 3702354	30-07-87	JP-A- 62173740	30-07-87
		US-A- 4922321	01-05-90
FR-A- 2492164	16-04-82	DE-A- 3140348	26-08-82
		GB-A, B 2090071	30-06-82
		JP-B- 1028502	02-06-89
		JP-C- 1545916	28-02-90
		JP-A- 57099750	21-06-82
		US-A- 4442966	17-04-84
EP-A- 0303256	15-02-89	JP-A- 1132138	24-05-89
		US-A- 4917466	17-04-90